![]() |
inverse sine FPGA
1 Attachment(s)
I’m implementing inverse sine inside the FPGA VI. To do that, I use lookup table/LUT. I found the attached VI. I’m just wondering if there’s a way that I could be the one to set the input values in the LUT? In the attached VI, the input value is between 0-1023 which is the ‘address’. Is there a way that I could customize LUT for the input value (i.e. input values could be: -1, 0.8, 0.6.... not necessarily the address which is 0,1,...1023)? It’s because I’m having a hard time utilizing the attached VI in mapping the input and output to their true values (i.e. -1 to 1 for input, -pi/2 to pi/2 for output). Thank you very much for your time!
|
Re: inverse sine FPGA
1 Attachment(s)
What's wrong with asin VI already in LabVIEW? (Mathematics -> Elementary -> Trigonometric Functions)
|
Re: inverse sine FPGA
It cannot be implemented inside FPGA VI :(
|
Re: inverse sine FPGA
Quote:
|
| All times are GMT -5. The time now is 18:32. |
Powered by vBulletin® Version 3.6.4
Copyright ©2000 - 2017, Jelsoft Enterprises Ltd.
Copyright © Chief Delphi