|
Optimum analog bandwidth for Gyro
We would like to set the low-pass filter on our gyro to match the digitizing rate of the A/D converters. Presumably this is also the rate at which the angle accumulator is updated.
One would like to avoid excessive aliasing on one hand and excessive phase shift on the other.
Does anyone know how fast that loop operates in the FPGA?
|