Thread: FRC FPGA usage
View Single Post
  #3   Spotlight this post!  
Unread 04-10-2011, 00:45
connor.worley's Avatar
connor.worley connor.worley is offline
Registered User
FRC #0973 (Greybots)
Team Role: Mentor
 
Join Date: Mar 2011
Rookie Year: 2010
Location: Berkeley/San Diego
Posts: 601
connor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond reputeconnor.worley has a reputation beyond repute
Re: FRC FPGA usage

Quote:
Originally Posted by Tristan Lall View Post
The < 20 teams that have the resources to program in VHDL are going to obliterate the competition with fancy autonomous modes
I'm doubtful about this. FIRST has been leaning towards simple autonomous challenges. I don't think anyone will be able to properly implement something complicated enough that it requires the extra power, and even if they do, they're probably over-engineering things. Sure, open it up to teams, but I don't see it providing a massive competitive advantage.
__________________
Team 973 (2016-???)
Team 5499 (2015-2016)
Team 254 (2014-2015)

Team 1538 (2011-2014)
2014 Driver (25W 17L 1T)
日本語でOK
Reply With Quote