Quote:
Originally Posted by jhersh
I'm always open to evaluating specific feature requests for the FPGA design.
|
Not to hijack the thread too much, but could we get a couple more 4x encoder decoders? The actual encoder logic shouldn't be complicated enough that it uses a bunch of gates. I have known a couple of teams who have run into the limit.