View Single Post
  #5   Spotlight this post!  
Unread 08-03-2012, 08:36
wireties's Avatar
wireties wireties is offline
Principal Engineer
AKA: Keith Buchanan
FRC #1296 (Full Metal Jackets)
Team Role: Mentor
 
Join Date: Jan 2006
Rookie Year: 2004
Location: Rockwall, TX
Posts: 1,170
wireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond reputewireties has a reputation beyond repute
Send a message via AIM to wireties
Re: Maximum digital interrupt rate

Quote:
Originally Posted by Alan Anderson View Post
Interrupts don't enter into it. The FPGA can keep up with digital inputs that change more than 30,000 times a second. Even if you had signals that were too fast for it, it wouldn't cause any control lag. It would just produce inaccurate measurements.

I don't have the link handy but Ether referred me to a white paper that says the max count rate (by the FPGA) is around 44k/s. So the lag is not because of the 30K count rate unless he is using k2X or k4X for the mode. If so, switch to k1X.

HTH
__________________
Fast, cheap or working - pick any two!
Reply With Quote