|
Re: I2C implementation on the cRIO
Well that could certainly cause some issues.
I haven't checked yet what the response time is of my program.
I thought that it was implemented in the FPGA, so it could use a transparent latch on a shift register, so the processor can deal with things four bytes at a time.
__________________
-- Marshal Horn
|