View Single Post
  #5   Spotlight this post!  
Unread 12-07-2012, 21:47
Ether's Avatar
Ether Ether is offline
systems engineer (retired)
no team
 
Join Date: Nov 2009
Rookie Year: 1969
Location: US
Posts: 8,070
Ether has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond repute
Re: Low Res Optical Encoders for Speed Control

Quote:
Originally Posted by KrazyCarl92 View Post
We have a 2 axle shooter, so if we had 2 axles reading that fast, could the FPGA handle it? I.E. would that then become 48,000 counts/sec?
I believe each FPGA input channel can handle 40,000 counts/sec. Perhaps someone with intimate knowledge of the FPGA could comment.

Quote:
Also, are there other variables that could affect the FPGA and how it counts the encoders, and where can I read up to learn more about it?
Download a copy of the WPILib C source code and read the descriptions of the methods in the Encoder and Counter classes.



Last edited by Ether : 12-07-2012 at 21:50.