View Single Post
  #4   Spotlight this post!  
Unread 12-02-2013, 21:04
de_ de_ is offline
Registered User
AKA: Dave Edwards
FRC #1310 (Runnymede Robotics)
Team Role: Mentor
 
Join Date: Apr 2005
Rookie Year: 2005
Location: Toronto, Ontario
Posts: 256
de_ is a jewel in the roughde_ is a jewel in the roughde_ is a jewel in the roughde_ is a jewel in the rough
Re: Maximum rate for encoders hooked to cRio?

Its my understanding that only certain all Digital Side Card DI channels have interrupts handled by the FPGA (something line DI1-4). Anyone confirm this or know where that is documented ?
Reply With Quote