View Single Post
  #5   Spotlight this post!  
Unread 12-02-2013, 21:16
Greg McKaskle Greg McKaskle is offline
Registered User
FRC #2468 (Team NI & Appreciate)
 
Join Date: Apr 2008
Rookie Year: 2008
Location: Austin, TX
Posts: 4,748
Greg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond repute
Re: Maximum rate for encoders hooked to cRio?

Looking at the LV API, it appears as though any channels can be used for encoders, and again, no interrupts are used, the digital lines are polled. It is possible to get the FPGA to raise an interrupt based on the state of a digital line, and it appears that all lines are possible.

You may be thinking of the analog resources as only the first two channels ont he first module supports accumulation of gyro.

Greg McKaskle
Reply With Quote