View Single Post
  #8   Spotlight this post!  
Unread 12-02-2013, 22:02
Joe Ross's Avatar Unsung FIRST Hero
Joe Ross Joe Ross is offline
Registered User
FRC #0330 (Beachbots)
Team Role: Engineer
 
Join Date: Jun 2001
Rookie Year: 1997
Location: Los Angeles, CA
Posts: 8,548
Joe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond reputeJoe Ross has a reputation beyond repute
Re: Maximum rate for encoders hooked to cRio?

Quote:
Originally Posted by de_ View Post
Its my understanding that only certain all Digital Side Card DI channels have interrupts handled by the FPGA (something line DI1-4). Anyone confirm this or know where that is documented ?
The FPGA supports 4 encoders in 4x mode. These can be any of the DIO pins. It also supports 8 encoders in 1x or 2x mode or counters on any DIO pin.
Reply With Quote