|
logic gates question
Could this be implemented in LabVIEW? And if so, what would it do?
note: the intent of the small circle on the bottom input of each AND gate is that the bottom input is inverted
Last edited by Ether : 16-02-2013 at 17:15.
Reason: added note
|