Thread: PWM Duty Cycle
View Single Post
  #4   Spotlight this post!  
Unread 26-01-2015, 17:20
Ether's Avatar
Ether Ether is offline
systems engineer (retired)
no team
 
Join Date: Nov 2009
Rookie Year: 1969
Location: US
Posts: 8,044
Ether has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond reputeEther has a reputation beyond repute
Re: PWM Duty Cycle

Quote:
Originally Posted by DonRotolo View Post
Bear in mind that duty cycle is not the salient value in a PWM signal used for controlling motors in FRC. Instead, we use pulse width, varying from about 1.5 mSec to about 2.5 mSec, with varying amounts of time between pulses depending on which motor controller is being used.

I know you know this, but for others reading this thread in the future they should be aware of this detail.
Another detail to be aware of:

The US Digital MA3 and Austria Microsystems AS5145 encoder datasheets recommend duty cycle -- not pulse width -- decoding of their PWM signal outputs.


Reply With Quote