[Rickertsen2]

Does anybody know what this setting does? It doesn't seem to have any effect on anything. The only thing that i can think that it might do is change the behavior of what happens if a new byte is recieved before the register is cleared. The 18f8520 documentation is very little help on this.