Quote:
Originally Posted by JesseK
...if they fix any beta bugs during a competition it will take mere minutes to implement and mere seconds to upload...
|
It's possible that such bugs would be in the FPGA portion of the system. Fixing them could take a whole lot longer than you expect. The equivalent of the code/compile/load/test cycle for VHDL is often measured in
hours.