Thread: Time to build cRIO LabVIEW code
View Single Post
  #7   Spotlight this post!  
Unread 04-03-2009, 20:43
Greg McKaskle Greg McKaskle is offline
Registered User
FRC #2468 (Team NI & Appreciate)
  
Join Date: Apr 2008
Rookie Year: 2008
Location: Austin, TX
Posts: 4,748
Greg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond reputeGreg McKaskle has a reputation beyond repute
Re: Time to build cRIO LabVIEW code
Your complaints about the build time are completely valid. As I mentioned, it shouldn't be 20 minutes. If you find a team with that problem, the checkbox will fix it. It will still be longer than I'd like, but until I can rub someone's nose in it, it will take a few minutes.

As for the FPGA comment ... not so valid. The LV compilation portion of that is small. The vast majority is spent with the Xilinx compiler doing its thing. The diagram gets compiled directly to VHDL and the Xilinx compiler does the heavy lifting. I'm pretty sure that the compile time will shrink shortly after they can prove P=NP -- wiki it if that doesn't make sense. Basically it means that the layout problems are some of the most difficult and expensive problems around.

Greg McKaskle
Reply With Quote