Quote:
Originally Posted by Cadyyan
about having the DS display where in the code the watchdog timed out at.
|
The watchdog doesn't know where in your code it is when it times out. It just knows it hasn't been fed. I would guess the watchdog is implemented in the FPGA.