Quote:
Originally Posted by Shinigami2057
I'm pretty sure the FPGA was designed using a hardware description language, like VHDL or Verilog. I'd be very impressed if LabView can do synthesizable hardware designs  |
Be impressed. It does use VHDL as an intermediary, but the VHDL is generated from the LabVIEW program.