|
Re: Latest FPGA code?
Sounds like you are on your way.
Be sure to watch for read/modify/write sequences that may overlap. If you are building your data access around the communications protocol state machine, you should be in pretty good shape. You may still find it useful to push the global accesses down into a subVI and add a check-out and check-in mechanism. You can put a counter inside the subVI that allows you to put validation code to catch any unexpected accesses in the future and put up a dialog or hit a breakpoint. This is especially useful if someone else will work on the code.
Greg McKaskle
|