|
|
|
 The most important deisgn criteria is always performance in any of the parts / systems we design. But we do try to abide by the saying -- if it doesn't look good (right), it probably isn't good (right). - Adam Freeman [more] |
 |
|
|||||||
|
||||||||
 |
|
|
Thread Tools | Rate Thread | Display Modes |
|
|
|
#1
|
|||
|
|||
|
Cypress Digital Output problem
With the Cypress board in Enhanced Mode I am pulsing a digital output high then low on every other packet. I'm using a Wait for Occurrence vi to synch the loop to packet reception.
The output when viewed on a scope has 3-4 missing pulses out of every 20, (either goes high and stays high for several packets or vice-versa). I pulsed a Digital Out line on a sidecar at the same time for comparison, and it showed no dropped packets, just a little jitter. Does anyone else see this? Thanks, David 
|
|
| Thread Tools | |
| Display Modes | Rate This Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Swapping digital input/output | ay2b | C/C++ | 3 | 21-03-2010 17:32 |
| Digital Sidecar GPIO output states? | Ether | FRC Control System | 2 | 16-03-2010 00:23 |
| 24V cRIO digital output help | z.s.tar.gz | C/C++ | 3 | 21-02-2010 00:18 |
| DS Digital Input/Output | dboisvert | C/C++ | 11 | 08-03-2009 17:50 |
| digital output frequency | Barth | Programming | 8 | 06-03-2005 21:58 |
Hybrid Mode
